ASIC Design Engineer - Staff

Celero Communications

Irvine, California

JOB DETAILS
SKILLS
ASIC Design, ASIC Tools, Analysis Skills, Artificial Intelligence (AI), Centers for Disease Control and Prevention (CDC), Communication Skills, Computer Engineering, Cross-Functional, Design Verification, Digital Circuit Design, Digital Signal Processing (DSP), Electrical Engineering, Formal Verification, Graphic Design, Hardware Description Language, Leading Edge Technology, Low Power, Modems, Multitasking, Network Operations Center, Optical Transceivers, Performance Tuning/Optimization, Problem Solving Skills, Python Programming/Scripting Language, RTL Verification, Scripting (Scripting Languages), Semiconductors, Simulation, Startup, System Integration (SI), System Validation, SystemVerilog, Tcl-Tk, Team Player, Technical Leadership, Technical/Engineering Design, Timing Verification, Verilog Hardware Description Language
LOCATION
Irvine, California
POSTED
7 days ago

About the Role:

Celero Communication Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world’s most advanced AI and data center infrastructure. 

Celero is seeking skilled and motivated ASIC Design Engineers to join our team and contribute to the development of optical transceivers for next-generation optical modems. The ideal candidate will play a crucial role in designing and developing ASICs for cutting-edge technologies.

Locations: Irvine, CA | San Jose, CA | Ottawa, ON, Canada | Vancouver, BC, Canada

Key Responsibilities:

  • Design and implement digital circuits using HDL (Verilog/ System Verilog).
  • Perform synthesis, timing analysis, Lint, formal equivalence, Clock Domain Crossing (CDC) analysis
  • Optimize designs for performance, power, and area (PPA) requirements.
  • Perform RTL simulation and verification to ensure design functionality.
  • Participate in design reviews and provide technical guidance to team members.
  • Collaborate with cross-functional teams on system integration and validation.

Qualifications:

  • Bachelor’s or higher degree in Electrical Engineering, Computer Engineering, or a related field.
  • 3+ years of experience in digital design and verification.
  • Proficiency in HDLs such as Verilog, or System Verilog.
  • Strong understanding of digital design principles and methodologies.
  • Familiarity with ASIC design flow, and experience with ASIC design tools.
  • Knowledge of low-power design techniques.
  • Familiarity with verification methodologies (e.g., UVM, formal verification).
  • Excellent problem-solving, strong communication and teamwork skills.

Preferred Skills

  • Strong knowledge of Digital Signal Processing (DSP), Digital Communication, and Forward Error Correction (FEC) techniques.
  • Experience with scripting languages (e.g., Python, Tcl).
  • Understanding of Optical Communication Standards is a plus.
  • Ability to multitask and adapt to a fast-paced, dynamic environment.

Salary Range

$150,000 - $250,000 Base Annually 
The final offer will be determined based on job-related skills, experience, qualifications, and location.

 

About the Company

C

Celero Communications