ASIC Implementation Engineer - Static Verification

Meta Platforms Inc

  • Austin, TX
  • 5 days ago
    Want to know if you’re a fit?
    Upload your resume and let our AI show you.

    Skills

    • ASIC (Application Specific Integrated Circuit)unmatched
    • Analysis Skillsunmatched
    • Business Growthunmatched
    • Centers for Disease Control and Prevention (CDC)unmatched
    • Computer Engineeringunmatched
    • Computer Scienceunmatched
    • DFT (Design for Test)unmatched
    • Facebookunmatched
    • Hardware Description Languageunmatched
    • IP (Internet Protocol)unmatched
    • Logic Designunmatched
    • Network Operations Centerunmatched
    • PLL (Phase-Locked Loop)unmatched
    • Perl Programming Languageunmatched
    • Python Programming/Scripting Languageunmatched
    • RTL Designunmatched
    • Scripting (Scripting Languages)unmatched
    • System-on-a-Chip (SoC)unmatched
    • SystemVerilogunmatched
    • Tcl-Tkunmatched
    • Technical/Engineering Designunmatched
    • Timing Verificationunmatched
    • User Interface Designunmatched
    • User Interface/Experience (UI/UX)unmatched
    • Verification Engineeringunmatched
    • Virtual Realityunmatched

    Description

    Meta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications. Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC Perform Flat and Hierarchical Reset Domain crossing Checks. Understand the Reset-Architecture by working with Design and FW teams and develop reset groups and the corresponding reset sequence for RDC Perform RTL Lint and work with the Designers to create waivers Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC,) Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedbackCurrently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta 2+ years of experience in static verification tools Experience with Lint, Clock Domain & Reset Domain crossing Experience with SOC CDC signoff Knowledge of SOC Integration (Clocking, Reset, PLL, etc) Knowledge of front-end ASIC flows Experience with RTL design using SystemVerilog or other HDL Experience with communicating across functional internal teams and vendors Experience with SOC Design Integration and Front-End Implementation Experience with Netlist-CDC Analysis and improving MTBF Knowledge of Timing/physical libraries, SRAM Memories Scripting and programming experience using Perl/Python, TCL, and Make Experience with developing structural rule based checks for RTL & Netlist Experience with Design Compiler, Spyglass, PrimeTime, Formality or equivalent toolsMeta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today-beyond the constraints of screens, the limits of distance, and even the rules of physics.Meta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here .Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, fill out the Accommodations request form .

    Numbers & Facts

    LocationAustin, TX

    Similar Jobs

    See more jobs