Design Technology Co-Optimization Engineer

Design Technology Co-Optimization Engineer - Google Careers

Careers

Careers

Skip navigation links

homehome

Home

Home

work_outlinework_outline

Jobs

Jobs

noogler_hatnoogler_hat

Students

Students

googlegoogle

How we work

How we work

handymanhandyman

How we hire

How we hire

person_outlineperson_outline

Your career

Your career

help_outline

Help link

feedback

Send feedback

more_vert

• Help
• Send Feedback

Sign in

Careers

Careers

homeHome

work_outlineJobs

expand_more

noogler_hatStudents

expand_more

googleHow we work

expand_more

handymanHow we hire

expand_more

person_outlineYour career

expand_more

job details

arrow_back

Back to jobs search

Jobs search results

3,707 jobs matched

• Staff Software Developer, Google Cloud Enterprise Chat

Waterloo, ON, Canada

• Data Center Manager, Server Operations

Eemshaven, Netherlands

• Software Engineer, PhD, Early Career, 2026

Hyderabad, Telangana, India; Bengaluru, Karnataka, India

• Principal Threat Intelligence Analyst, Google Threat Intelligence Group

Sydney NSW, Australia; Melbourne VIC, Australia; +8 more; +7 more | Remote eligible

• Head of Support Delivery, gUP Operations

Dublin, Ireland

• Practice Architect, Private Equity, Google Cloud

New York, NY, USA; Atlanta, GA, USA; +5 more; +4 more

• Strategic Agency Manager

Mumbai, Maharashtra, India; Bengaluru, Karnataka, India; +2 more; +1 more

• Senior Program Manager, Data Center Construction

Indiana, USA | Remote eligible

• Strategy and Operations Lead, gTech Ads Solutions

Hyderabad, Telangana, India; Gurugram, Haryana, India

• Technical Program Manager, Silicon, Chip Design

Bengaluru, Karnataka, India

• Staff Software Engineer, Vector Search, Vertex AI

Warsaw, Poland

• Product Manager, Google Fonts

San Jose, CA, USA; New York, NY, USA; +2 more; +1 more

• Strategic Partner Development Senior Associate, Shopping and Commerce

Mountain View, CA, USA; New York, NY, USA; +3 more; +2 more

• Forward Deployed Engineer IV, GenAI, Google Cloud

San Francisco, CA, USA; Atlanta, GA, USA; +24 more; +23 more

• Staff Developer Experience Engineer, DeepMind

Bengaluru, Karnataka, India

• Engineering Analyst, Trust and Safety, Gemini and Labs

Bengaluru, Karnataka, India

• Senior Software Engineer, Storage AI/ML

Seattle, WA, USA

• Account Representative, Search Ads 360, Retail, LCS

Chicago, IL, USA

• Google Cloud Dedicated Operations Product Management Lead

New York, NY, USA; Kirkland, WA, USA; +2 more; +1 more

• Regional IoT Operations and Cyber security Specialist

New York, NY, USA

Showing 1 to 20 of 3707 rows

1‑20 of 3707

navigate_next

Follow Life at Google on

*

More about us

About usopen_in_newContact usopen_in_newPressopen_in_new

Related Information

Investor relationsopen_in_newBlogopen_in_new

Equal Opportunity

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

More about us

expand_more

Related information

expand_more

Equal opportunity

expand_more

Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

helpHelpopen_in_new

arrow_back

Back to jobs search

Design Technology Co-Optimization Engineer

share

• linkCopy link
• emailEmail a friend

corporate_fareGoogleplaceSunnyvale, CA, USA

bar_chartMid

Mid

Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.

Apply

share

• linkCopy link
• emailEmail a friend

Minimum qualifications:

• Bachelor"s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.

• 2 years of experience in Physical Design (RTL-to-GDS) or Technology Development, focusing on advanced nodes (e.g., 7nm, 5nm, or below).

• Experience in scripting and automation using Tcl and Python (or Perl) to manage design sweeps and data extraction.

• Experience with industry-standard Place and Route (P&R) tools and Static Timing Analysis (STA) tools.

• Experience in CMOS device physics, FinFET/nanosheet architectures, and the impact of layout parasitics on PPA.

Preferred qualifications:

• Master"s degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science, with an emphasis on computer architecture.

• Experience working with major foundry technology files (PDKs) and interpreting Design Rule Manuals (DRM) to guide physical implementation.

• Experience in Design Technology Co-Optimization (DTCO), including standard cell library characterization, metal stack optimization, and evaluation of scaling boosters (e.g., backside power delivery).

• Experience with RTL synthesis and standard cell library optimization.

• Expertise in power integrity and reliability analysis and physical verification.

• Familiarity with datacenter-class IP blocks, such as high-performance CPU/GPU cores, SRAM arrays, or high-speed interconnects.

About the job

In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google"s most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google"s TPU. You"ll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As a Design Technology Co-Optimization (DTCO) Engineer, you will bridge the gap between process technology and product architecture to define the next generation of datacenter-class silicon. You will be responsible for extracting maximum process entitlement by evaluating advanced logic nodes and emerging transistor architectures.

In this role, you will conduct Place and Route (P&R) experiments and sensitivity analyses to influence standard cell library architecture, metal stack definitions, and design rules. You will collaborate with Foundry, IP, and Architecture teams to identify Power, Performance, and Area (PPA) bottlenecks and drive System Technology Co-Optimization (STCO) initiatives.

Your work will involve performing high-fidelity physical implementation sweeps, analyzing the impact of scaling boosters, and developing automated methodologies to quantify PPA gains. By navigating the trade-offs between process complexity and design performance, you will ensure Google's hardware achieves efficiency and power density.

The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We"re the driving force behind Google"s groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $198000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities

• Execute high-fidelity Place and Route (P&R) experiments to evaluate the PPA impact of advanced process features, library architectures, and design rule variations on datacenter-class IP.

• Drive Design Technology Co-Optimization (DTCO) by collaborating with foundries and internal technology teams to define optimal metal stacks, track heights, and scaling boosters (e.g., backside power delivery, buried power rails).

• Quantify process entitlement through systematic benchmarking of logic and memory macros, identifying bottlenecks in power density and timing closure for next-generation nodes.

• Develop automated physical design methodologies and flows to accelerate technology pathfinding and enable rapid what-if analysis of emerging transistor architectures.

• Influence System Technology Co-Optimization (STCO) by partnering with Hardware Architects and Circuit Designers to translate process-level innovations into system-level performance gains.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google"s Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Follow Life at Google on

*

More about us

About usopen_in_newContact usopen_in_newPressopen_in_new

Related Information

Investor relationsopen_in_newBlogopen_in_new

Equal Opportunity

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

More about us

expand_more

Related information

expand_more

Equal opportunity

expand_more

Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

helpHelpopen_in_new

Follow Life at Google on

*

More about us

About usopen_in_newContact usopen_in_newPressopen_in_new

Related Information

Investor relationsopen_in_newBlogopen_in_new

Equal Opportunity

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

More about us

expand_more

Related information

expand_more

Equal opportunity

expand_more

Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

helpHelpopen_in_new

Google apps

Main menu