Packaging Architect

MediaTek Inc
  • San Jose, CA
    30+ days ago

    Job Description

    MediaTek is seeking a talented and experienced technical leader with expertise in Packaging Architect, specifically 2.5D/3D/3.5D and STCO. This role involves close collaboration with cross-functional teams, including IP, ASIC Design, Package Design, Signal Integrity, Power Integrity, Thermal, thermomechanical, product engineering, Test, and system team. The goal is to develop advanced packaging architecture and to guide development of innovative packaging solutions for automotive, datacenter/HPC, and computing applications. The ideal candidate will play a key role in identifying the optimal package architecture and key packaging technologies, establishing 3rd party relationships, communicating with partners and addressing challenges in areas such as 2.5D/3D/3.5D and System technology optimization with advanced Si nodes, including but not limited to CoWoS-S/R/L, EMIB/EMIB-T, SoIC, HBM, FCBGA, and HBPOP. The candidate should demonstrate ownership, high standards, strategic thinking, and customer obsession.

    Roles and Responsibilities:

    • Identify the optimal package architecture by balancing electrical, thermal, and mechanical performance, meeting project's timeline.
    • Working closely with internal and external partners on silicon-disaggregation and other chiplet strategies for advanced packages, including emerging-memory chiplet integration
    • Perform a trade-off analysis across silicon layout, die-to-die connectivity options, and package design/technology, evaluating their impact on key product metrics, including performance, cost, manufacturability, power efficiency, and form factor.
    • Identifying critical elements for packaging roadmap, Partner with supply chain engineering experts to define packaging technology and material requirements for substrate fabrication, assembly, and raw material vendors.
    • Stay informed about emerging packaging architectures by engaging with the product team and customers in the data center and high-end compute segments.
    • Continuously monitor the competitive landscape in packaging technologies and solutions.

    Numbers & Facts

    LocationSan Jose, CA

    Skills

    • ASIC Designunmatched
    • Alliance/Partner Marketingunmatched
    • Competitive Researchunmatched
    • Cross-Functionalunmatched
    • Electricityunmatched
    • IP (Internet Protocol)unmatched
    • Memory Hardwareunmatched
    • Network Operations Centerunmatched
    • Performance Metricsunmatched
    • Product Engineeringunmatched
    • Product Packagingunmatched
    • Product Testingunmatched
    • Signal Integrityunmatched
    • Standards Strategyunmatched
    • Supply Chainunmatched
    • Technical Leadershipunmatched
    • Time Managementunmatched
    • Trade-Off Analysisunmatched
    • User Documentationunmatched

    Be found by employers

    5,500+ employers search our resume database daily. Add yours to get found by recruiters looking for candidates like you.

    Level up your application

    Professional resume templates

    Browse dozens of recruiter approved resume templates, layouts and formats. Choose your favorite and make it your own in minutes.

    Free resume templates

    Free resume builder

    Improve your existing resume or start from scratch and create a standout, ATS-friendly resume. Add job-specific content, download and apply.

    Free resume builder