Job Description
Experience: 5 12+ Years
Responsibilities- Verify the HBM-based Memory Controller subsystem using SystemVerilog/UVM.
- Develop verification plans, UVM testbenches, test cases, assertions (SVA), and functional coverage.
- Verify the HBM protocol, memory transactions, scheduling, ECC, QoS, power management, and performance.
- Execute regressions, debug RTL/design issues, and drive functional and code coverage closure.
- Collaborate with Architecture, RTL, and Validation teams through verification signoff.
Required Skills- Strong SystemVerilog/UVM expertise.
- Experience verifying DDR/HBM memory controllers or memory subsystems.
- Good understanding of HBM/DDR protocols, AXI interfaces, and memory architecture.
- Experience with assertions, constrained-random verification, coverage closure, and VIP integration.
- Proficiency with Xcelium/VCS/Questa and scripting (Python/Perl/Shell).
Skills
Code Coverageunmatched
Debugging Skillsunmatched
Design Verificationunmatched
Financial Controlunmatched
Memory Hardwareunmatched
Memory Subsystemunmatched
Perl Programming Languageunmatched
Power Managementunmatched
Python Programming/Scripting Languageunmatched
QoS (Quality of Service)unmatched
RTL Designunmatched
Scripting (Scripting Languages)unmatched
SystemVerilogunmatched
Systems Engineeringunmatched
Technical/Engineering Designunmatched
Test Caseunmatched
Unix Shell Programmingunmatched
Validation Testingunmatched
Verification Engineeringunmatched
Verification Plansunmatched
Level up your application
Browse dozens of recruiter approved resume templates, layouts and formats. Choose your favorite and make it your own in minutes.
Free resume templatesImprove your existing resume or start from scratch and create a standout, ATS-friendly resume. Add job-specific content, download and apply.
Free resume builder