Senior FPGA Design & Dev Engineer (VHDL, DSP & Xilinx) -Melbourne, FL – ITAR (Hybrid - 3days Onsite - 2Days WFH)
Visa: GC/ USC (ITAR role)
Salary : $120- $150K/YR depending on Exp
Required Skills
- Strong VHDL FPGA development experience
- DSP / digital signal processing implementation (DSP algorithm implementation in FPGA hardware)
- Xilinx FPGA tools and architectures
- MATLAB modeling and simulation
- Hardware lab testing and system integration
- Linux development environment experience
- Timing analysis and timing closure
- RF, SDR, radar, or communications systems experience
- FPGA board bring-up and hardware debugging
- Experience with ModelSim, Questa
- Requirements capture and detailed design documentation
Responsibilities:
DSP algorithm implementation in FPGA hardware
- FPGA design, development, and documentation
- Hardware bring-up, debugging, and lab validation
- Support software and system integration and testing activities
- Participate in design reviews and documentation
- Work within structured development and verification processes
- Minimum 3 days onsite availability
| Location | Melbourne, FL |
| Job Type | Full-time |
| Salary | $120–$150 Per Year |
Browse dozens of recruiter approved resume templates, layouts and formats. Choose your favorite and make it your own in minutes.
Free resume templatesImprove your existing resume or start from scratch and create a standout, ATS-friendly resume. Add job-specific content, download and apply.
Free resume builder