Analysis Skills, Application Programming Interface (API), Artificial Intelligence (AI), C++ Programming Language, CMake, Communication Skills, Computer Engineering, Computer Firmware, Computer Science, Debugging Skills, Design Verification, Device Drivers, Documentation, Electrical Engineering, Hardware Administration, Hardware Design and Simulation Software, Interviewing Skills, Machine Tool, Multitasking, Performance Engineering, Python Programming/Scripting Language, Requirements Management, Software Engineering, SystemVerilog, Technical Support, Test Automation, Testing
We are seeking a junior-to-mid level SOC Emulation Engineer to support our hardware emulation infrastructure and internal chip design teams. This role focuses on integrating vendor and custom hardware transactors, developing Python-based test frameworks, and providing technical support to emulation users across multiple chip projects.
This role is hybrid, based out of Santa Clara, CA or Austin, TX.
We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.
Who You Are
- Background in Electrical/Computer Engineering or Computer Science with 1-3 years of experience in chip design, verification, or emulation.
- Proficient in Python for automation and test development, with a working knowledge of C++ and the ability to navigate SystemVerilog RTL.
- Skilled at using modern AI tools (Claude, ChatGPT, Copilot) to accelerate code generation, debugging, and documentation analysis.
- Energetic about supporting diverse teams, from high-level software to low-level firmware, to solve complex runtime and build issues.
What We Need
- Ability to integrate vendor and custom transactors into RTL testbenches while handling clock domain and tri-state resolution.
- Experience building Python APIs (using pybind11) and maintaining CMake-based compilation flows for emulation libraries.
- Solid understanding of standard chip interfaces, bus protocols, and hardware synchronization (resets/clocking).
- A commitment to triaging and debugging the full stack, spanning from Python tests and C++ bindings down to hardware.
What You Will Learn
- Deepening your expertise with world-class platforms like Synopsys Zebu for massive-scale silicon validation.
- Gaining a holistic view of chip development by bridging the gap between hardware RTL and software drivers.
- Building and optimizing large-scale emulation build and run tooling for high-performance engineering teams.
- Refining your ability to gather requirements and facilitate communication between hardware designers and software engineers.
Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.
Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.