Lead the global engineering organization responsible for 3DIC silicon IP and advanced packaging design, covering layout, physical design, signal integrity, power integrity, thermal modeling, and mechanical stress analysis for AI infrastructure and HPC products. Experience working effectively in highly matrixed, global organizations, influencing across EDA development, product management, go-to-market, manufacturing, and customer success teams without direct reporting authority.