Own schematic design, layout direction, component selection, and board bring-up for GPU head nodes and compute servers, including power delivery, high-speed signaling, and management subsystems. Lead designs through EVT, DVT, and PVT phases, including signal-integrity/power-integrity analysis, design reviews, and risk assessment, ensuring performance, reliability, and manufacturability.