As a global leader in innovation and new technology, we foster a collaborative, supportive, and exciting environment where the brightest minds in the world come together to achieve exceptional results.
The Intel Logic Technology development (LTD) organizations deliver process technology innovation to drive Intel's product roadmap.
Job Responsibilities include but are not limited to:
• Develop and define integrated front-end and back-end process flows for new technology nodes.
• Coordinate across lithography, etch, deposition, diffusion, wet clean, CMP, dielectric, and metrology teams.
• Optimize RC (resistance-capacitance) performance.
• Establish process windows and integration schemes.
• Analyze yield loss and parametric failures.
• Perform root cause analysis using statistical tools (SPC, DOE, FMEA).
• Drive corrective actions to improve yield and cycle time.
• Implement control plans and process monitoring strategies.
• Use statistical tools such as: Cpk / Ppk, Control charts, Capability analysis
• Ensure margins for electromigration, stress migration, TDDB, time dependent via degradation.
• Evaluate impact of process window shifts on reliability.
• Support ramp from R and D to high-volume manufacturing (HVM).
• Document process specifications and standard operating procedures (SOPs).
Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry-relevant job experience, internship experiences, and or schoolwork/classes/research.
Minimum Qualifications
PhD in Electrical Engineering, Physics, Applied Physics, Materials Science, Chemical Engineering, Mechanical Engineering, Chemistry, Optics, or a closely related semiconductor field of study.
Hands-on cleanroom experience in one or more of the following:
Interconnect process development (BEOL integration)
Advanced interconnect metallization (Cu, Co, Ru, Mo, or emerging metals)
Electrical characterization of interconnect stacks (RC, EM, reliability)
Cleanroom process development in a university or industry fab environment
Preferred Qualifications
Deep understanding of RC delay, electromigration, TDDB, via resistance, and low-k dielectric integration
JMP, Python (scripting/automation), SQL, MATLAB, JSL, TCL — used for real data analysis, not just familiarity
Hands-on experience with dry etch, ALD, PECVD, CMP, metallization in a research or production fab
Demonstrated ability to design experiments, analyze results, and drive process improvements.
Strong analytical and presentation skills — ability to translate complex data into actionable engineering decisions
Familiarity with automation and defect classification systems (e.g., KLA, Applied Materials review tools).
Proven ability to influence outcomes across engineering disciplines without direct authority.
Clear, concise written and verbal communication of complex technical issues to diverse audiences.
Track record of driving projects to completion with accountability in ambiguous, fast-moving environments.
Powered by SonicJobs (an advertiser on Monster). By applying, you consent to share your data with SonicJobs and the employer. Monster or SonicJobs does not store or use your application data beyond facilitating the application.
See Intel Privacy Policy at https://www.intel.com/content/www/us/en/privacy/intel-privacy-notice.html and SonicJobs Privacy Policy at https://www.sonicjobs.com/us/privacy-policy and Terms of Use at https://www.sonicjobs.com/us/terms-conditions
| Location | Hillsboro, OR |
| Salary | $103,730–$146,440 Per Year |
Browse dozens of recruiter approved resume templates, layouts and formats. Choose your favorite and make it your own in minutes.
Free resume templatesImprove your existing resume or start from scratch and create a standout, ATS-friendly resume. Add job-specific content, download and apply.
Free resume builder