DFT Engineer Intern

Ambarella Inc
  • CA
  • Autofill and Review
30+ days ago

Job Description

AI Vision Processors For Edge Applications

Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Job Description

Position Responsibilities:

  • Logic Design to support DFT features
  • Automate DFT Flows (Scan, Compression & MBIST) used for complex multi-million gate SoC
  • Verification of DFT Logic and analysis of fault coverage
  • Timing analysis for DFT Modes

Minimum Requirements:

  • MSEE in Electrical / Computer Engineering
  • Knowledge of DFT fundamentals
  • Knowledge of Logic design & Static timing analysis
  • Knowledge of Verilog and any scripting language
  • Knowledge of AI assisted programming

Numbers & Facts

LocationCA

Skills

  • Analysis Skillsunmatched
  • Artificial Intelligence (AI) Programming Languagesunmatched
  • Computer Engineeringunmatched
  • DFT (Design for Test)unmatched
  • Electrical Engineeringunmatched
  • Logic Designunmatched
  • Scripting (Scripting Languages)unmatched
  • Static Analysisunmatched
  • Static Timing Toolsunmatched
  • System-on-a-Chip (SoC)unmatched
  • Timing Verificationunmatched
  • Verilog Hardware Description Languageunmatched

Level up your application

Professional resume templates

Browse dozens of recruiter approved resume templates, layouts and formats. Choose your favorite and make it your own in minutes.

Free resume templates

Resume Builder

Improve your existing resume or start from scratch and create a standout, ATS-friendly resume. Add job-specific content, download and apply.

Resume Builder