DV - Verification Engineer -  AMS modeling

DV - Verification Engineer -  AMS modeling

Bay Area, Vancouver or Toronto

Engineering /

Full-time /

On-site

apply for this job

Join the leading chiplet startup! As an Eliyan Verification Engineer, you will be working at a fast-paced early-stage startup creating technologies that fuel tomorrow''s chiplet-based systems with best-in-class power, area, manufacturability, and design flexibility. In this role you will lead the verification of Serdes. You will be developing state-of-the-art AMS systemVerilog models (RNM) for best-in-class PHYs. You will own verification of AMS SystemVerilog models. This is a hands-on technical role. You''ll work with analog team, look at schematics and write the RNM models. We offer a fun work environment with excellent benefits. We offer a fun work environment with excellent benefits. ONSITE M-F.

Key Responsibilities:

• Develop and execute RNM AMS model for best in class PHYs.
• Make sure the quality of models reflects schemetics.
• Write and debug SystemVerilog/UVM compliant test cases
• Collaborate with design team to ensure design quality
• Expertise to understand analog blocks.

Required Qualifications:

• BS in EE or related field.  NCG or experienced candidates, both are welcome in EE or related field
• Deep analog design expertise or academic course work
• Knowledge of SystemVerilog, test environment and assertion coding
• Experience in verifying mixed signal IPs

Preferred Qualifications:

• Experience with Formal verification with Jasper Gold or vc-formal
• Python/Perl/Tcl scripting for design verification

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

apply for this job