Senior TPU RTL Design Engineer, Networking, Inter-Chip Interconnects

Google LLC

  • Sunnyvale, CA
  • 14 days ago
    Want to know if you’re a fit?
    Upload your resume and let our AI show you.

    Skills

    • ASIC Designunmatched
    • Androidunmatched
    • Architectural Designunmatched
    • Artificial Intelligence (AI)unmatched
    • Centers for Disease Control and Prevention (CDC)unmatched
    • Cloud Computingunmatched
    • Commodity Managementunmatched
    • Computer Architectureunmatched
    • Computer Engineeringunmatched
    • Computer Scienceunmatched
    • Debugging Skillsunmatched
    • Design Verificationunmatched
    • Disk Managementunmatched
    • Documentationunmatched
    • Electrical Engineeringunmatched
    • English Languageunmatched
    • Equal Employment Opportunity (EEO)unmatched
    • Facilities Managementunmatched
    • Field Salesunmatched
    • Financial Servicesunmatched
    • Geneticsunmatched
    • Graphic Designunmatched
    • Hard Drivesunmatched
    • IP (Internet Protocol)unmatched
    • Industry Standardsunmatched
    • Intellectual Property Developmentunmatched
    • Machine Learningunmatched
    • Machine Toolunmatched
    • Manufacturingunmatched
    • Media Access Control (MAC)unmatched
    • Network Designunmatched
    • Network Operations Centerunmatched
    • Network System Hardwareunmatched
    • Operations Researchunmatched
    • PHYunmatched
    • Problem Solving Skillsunmatched
    • Product Managementunmatched
    • Quality Engineeringunmatched
    • RTL Designunmatched
    • Recruiting/Staffing Agencyunmatched
    • Regulatory Requirementsunmatched
    • Reliability Engineeringunmatched
    • Sales Managementunmatched
    • Software Architectureunmatched
    • Software Engineeringunmatched
    • Stock Purchase Plansunmatched
    • Structural Engineeringunmatched
    • System Architectureunmatched
    • System-on-a-Chip (SoC)unmatched
    • Tape Backupunmatched
    • Team Playerunmatched
    • Technical Supportunmatched
    • Technical/Engineering Designunmatched
    • Test Plan/Scheduleunmatched
    • Testingunmatched
    • User Experience Design (UXD)unmatched

    Description

    Senior TPU RTL Design Engineer, Networking, Inter-Chip Interconnects - Google Careers

    Careers

    Careers

    Skip navigation links

    homehome

    Home

    Home

    work_outlinework_outline

    Jobs

    Jobs

    noogler_hatnoogler_hat

    Students

    Students

    googlegoogle

    How we work

    How we work

    handymanhandyman

    How we hire

    How we hire

    person_outlineperson_outline

    Your career

    Your career

    help_outline

    Help link

    feedback

    Send feedback

    more_vert

    • Help
    • Send Feedback

    Sign in

    Careers

    Careers

    homeHome

    work_outlineJobs

    expand_more

    noogler_hatStudents

    expand_more

    googleHow we work

    expand_more

    handymanHow we hire

    expand_more

    person_outlineYour career

    expand_more

    job details

    arrow_back

    Back to jobs search

    Jobs search results

    3,409 jobs matched

    • Product Manager, AI Platform Operations and Tooling

    Hyderabad, Telangana, India; Bengaluru, Karnataka, India

    • Senior Product Engineer, Machine Learning Accelerators

    Sunnyvale, CA, USA

    • Senior Software Engineer, Site Reliability Engineering

    Raleigh, NC, USA; Durham, NC, USA

    • Forward Deployed Engineer IV, GenAI, Google Cloud

    Austin, TX, USA; Chicago, IL, USA; +24 more; +23 more

    • Site Reliability Manager, Play and Android SRE

    San Francisco, CA, USA

    • Global Commodity Manager, Hard Disk Drives, Tape Storage

    Sunnyvale, CA, USA

    • Regulatory and Litigation Counsel, APAC Defense

    Seoul, South Korea

    • Senior Software Engineer, Search, Mobile (Android)

    London, UK

    • Manufacturing Structural Test Development Engineer

    Sunnyvale, CA, USA

    • Account Manager, Travel

    Chicago, IL, USA

    • People Partner, Data Cloud, Storage

    Sunnyvale, CA, USA; Kirkland, WA, USA; +2 more; +1 more

    • Software Engineering Intern, BS, Summer 2027

    Mountain View, CA, USA; Atlanta, GA, USA; +29 more; +28 more

    • AI Outcome Customer Engineer, Google Cloud

    Seoul, South Korea

    • Senior Applied AI/ML Engineer

    Bengaluru, Karnataka, India

    • Facilities Manager, Data Center Operations

    Frankfurt am Main, Germany

    • Administrative Business Partner, Gemini App, DeepMind

    Mountain View, CA, USA

    • Staff Software Engineer, Cloud Migration

    Bengaluru, Karnataka, India

    • Field Sales Representative, Financial Services, Google Cloud

    Washington D.C., DC, USA; Atlanta, GA, USA; +4 more; +3 more

    • Software Engineer III, Android Large Screen

    San Jose, CA, USA

    • Senior UX Designer, Social Responsibility, Search

    New York, NY, USA

    Showing 1 to 20 of 3409 rows

    1‑20 of 3409

    navigate_next

    Follow Life at Google on

    *

    More about us

    About usopen_in_newContact usopen_in_newPressopen_in_new

    Related Information

    Investor relationsopen_in_newBlogopen_in_new

    Equal Opportunity

    Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

    More about us

    expand_more

    Related information

    expand_more

    Equal opportunity

    expand_more

    Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

    helpHelpopen_in_new

    arrow_back

    Back to jobs search

    Senior TPU RTL Design Engineer, Networking, Inter-Chip Interconnects

    share

    • linkCopy link
    • emailEmail a friend

    corporate_fareGoogleplaceSunnyvale, CA, USA

    bar_chartMid

    Mid

    Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.

    Apply

    share

    • linkCopy link
    • emailEmail a friend

    Minimum qualifications:

    • Bachelor"s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.

    • 5 years of experience in high-performance ASIC design.

    • Experience architecting or designing RTL solutions for digital systems.

    • Experience with high-speed interconnects.

    • Experience developing networking IP across one or more layers, such as the media access control (MAC), link (L2), or physical (PHY) layers.

    Preferred qualifications:

    • Master"s degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.

    • 7 years of experience in high-performance ASIC design.

    • Experience with IEEE networking standards and applications.

    • Experience with scripting languages (e.g., Tcl, Python or Perl).

    • Familiarity with one or more industry-standard tools for CDC, RDC, RTL Linting, or LEC.

    • Understanding of digital design fundamentals, including synchronous and asynchronous logic, state machines, and bus protocols.

    About the job

    In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google"s most demanding AI/ML applications. You'll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google"s TPU. You"ll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

    Join the team designing and developing the core components of Google"s next-generation Tensor Processing Units (TPUs), the custom-built accelerators powering our AI and machine learning workloads in data centers.

    As a member of the inter-chip interconnect team, you will play an important role in designing ASIC/SoC hardware for AI and networking accelerators that drive the computational workloads behind Google"s most important products. Our hardware accelerators power nearly every product Google offers. Our primary focus is AI acceleration.

    You will design RTL IP with a focus on chip-to-chip high-speed interconnect subsystems. You will have dynamic, multi-faceted responsibilities in areas such as project definition, RTL design, and implementation. You will participate in the design, architecture, documentation, and implementation of the next generation of data center accelerators. You will have the opportunity to solve challenging technical problems at the forefront of AI hardware, working in a dynamic and collaborative environment.

    The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

    We"re the driving force behind Google"s groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

    US: $163000 - $237000 (USD) + 15% bonus target + equity + benefits

    Learn more about benefits at Google.

    Responsibilities

    • Lead the microarchitecture and RTL execution to deliver high-performance network design components which meet strict power, performance and area (PPA) goals and satisfy established coding and quality guidelines.
    • Collaborate with system architects and software/firmaware teams to ensure alignment between system and IP requirements.
    • Own the complete RTL lifecycle from initial microarchitecture, coding and documentation to ensuring sign-off readiness for Lint, CDC, and synthesis.
    • Collaborate with the Verification team to develop test plans, debug RTL, and ensure functional correctness.
    • Work closely with the Physical Design team to meet timing, area, power, and manufacturability requirements.

    Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google"s Applicant and Candidate Privacy Policy.

    Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

    If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

    Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

    To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

    Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

    Follow Life at Google on

    *

    More about us

    About usopen_in_newContact usopen_in_newPressopen_in_new

    Related Information

    Investor relationsopen_in_newBlogopen_in_new

    Equal Opportunity

    Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

    More about us

    expand_more

    Related information

    expand_more

    Equal opportunity

    expand_more

    Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

    helpHelpopen_in_new

    Follow Life at Google on

    *

    More about us

    About usopen_in_newContact usopen_in_newPressopen_in_new

    Related Information

    Investor relationsopen_in_newBlogopen_in_new

    Equal Opportunity

    Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google"s EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

    More about us

    expand_more

    Related information

    expand_more

    Equal opportunity

    expand_more

    Privacyopen_in_newApplicant & Candidate Privacyopen_in_newTermsopen_in_newManage cookies

    helpHelpopen_in_new

    Google apps

    Main menu

    Numbers & Facts

    LocationSunnyvale, CA

    Similar Jobs