Sr. Memory Design Engineer, Terafab

Tesla Inc

  • Palo Alto, CA
  • 13 days ago
  • $88,000–$300,000 Per Year
Want to know if you’re a fit?
Upload your resume and let our AI show you.

Skills

  • ASIC Designunmatched
  • Accidental Death and Dismemberment (AD&D)unmatched
  • Analog Circuit Designunmatched
  • Architectural Designunmatched
  • Best Practicesunmatched
  • Calibrationunmatched
  • Compensation and Benefitsunmatched
  • Computer Engineeringunmatched
  • Cross-Functionalunmatched
  • DRAMunmatched
  • Design Flowsunmatched
  • Die Designunmatched
  • Disability Insuranceunmatched
  • Ecosystemsunmatched
  • Electrical Engineeringunmatched
  • Employee Assistance Planunmatched
  • Equalizationunmatched
  • Health Planunmatched
  • IP (Internet Protocol)unmatched
  • Leadershipunmatched
  • Low Powerunmatched
  • Memory Hardwareunmatched
  • Network Designunmatched
  • Orthodonticsunmatched
  • Payroll Taxunmatched
  • Process Engineeringunmatched
  • Requirements Managementunmatched
  • Semiconductor Manufacturingunmatched
  • Signal Integrityunmatched
  • Silicon Bringupunmatched
  • Stock Purchase Plansunmatched
  • System-on-a-Chip (SoC)unmatched
  • Team Buildingunmatched
  • Team Lead/Managerunmatched
  • Team Playerunmatched
  • Technical/Engineering Designunmatched
  • Time Managementunmatched
  • Vision Planunmatched
  • Wireless Protocols/Standardsunmatched

Description

We are building Terafab, a vertically integrated semiconductor factory at an unprecedented scale. The facility houses logic, memory, packaging, test, and lithography mask production under one roof, optimized for rapid iteration and maximum compute density per square foot.

We are looking for a Senior Memory Design Engineers/Lead to own LPDDR and HBM memory design at Terafab, our advanced silicon fabrication and design center. This is a rare opportunity to build a memory design discipline from the ground up, shape the memory architecture behind next-generation Tesla and SpaceX silicon, and hire the team that will execute on it.

You will operate at the intersection of process technology, IP vendor ecosystems, and system-level silicon design - translating ambitious product requirements into a memory roadmap that is fast, manufacturable, and scalable across Tesla and SpaceX programs.

  • Lead LPDDR and HBM memory design at Terafab, from architecture through implementation and qualification
  • Partner with Tesla and SpaceX silicon design teams to define memory requirements and specifications for current and future silicon products
  • Engage directly with external memory and IP vendors to enable and optimize their designs for the Terafab process technology
  • Hire, build, and lead a world-class memory design and development team, setting technical direction and engineering standards from day one
  • Drive trade-off decisions across performance, power, area, and cost to meet aggressive product timelines
  • Establish design methodologies, flows, and best practices for memory design at Terafab as the discipline scales
  • Degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience
  • Extensive experience in memory module design including LPDDR and/or 3D DRAM, and/or HBM. Deep understanding of memory cell architecture and protocols (LPDDR4x/5x/6). Experience in custom memory bit-cell design and layout will be a plus
  • Expertise in Digital & Analog design including ultra-high speed signal integrity architecture. Deep knowledge of equalization & calibration, Eye-Mask testing, On-Die Termination (ODT) tuning. Skills in designing power delivery networks for low power design (DVFSL), Link ECC, on-die ECC, and designing around Per-Row Activation Counting (PRAC) protocol
  • Track record of taking silicon memory designs from architecture through tape-out and silicon bring-up
  • Hands-on experience working with memory or IP vendors to integrate and qualify third-party IP on a target process node
  • Deep understanding of process technology considerations affecting memory design (timing, power, signal integrity, yield)
  • Prior experience leading engineers or building a technical team, with the ability to hire top talent
  • Strong cross-functional collaboration skills, with experience working alongside SoC/ASIC architecture and design teams

Benefits

Along with competitive pay, as a full-time Tesla employee, you are eligible for the following benefits at day 1 of hire:

  • Medical plans > plan options with $0 payroll deduction
  • Family-building, fertility, adoption and surrogacy benefits
  • Dental (including orthodontic coverage) and vision plans, both have options with a $0 paycheck contribution
  • Company Paid (Health Savings Accounts) HSA Contribution when enrolled in the High-Deductible medical plan with HSA
  • Healthcare and Dependent Care Flexible Spending Accounts (FSA)
  • 401(k) with employer match, Employee Stock Purchase Plans, and other financial benefits
  • Company paid Basic Life, AD&D
  • Short-term and long-term disability insurance (90 day waiting period)
  • Employee Assistance Program
  • Sick and Vacation time (Flex time for salary positions, Accrued hours for Hourly positions), and Paid Holidays
  • Back-up childcare and parenting support resources
  • Voluntary benefits to include: critical illness, hospital indemnity, accident insurance, theft & legal services, and pet insurance
  • Weight Loss and Tobacco Cessation Programs
  • Tesla Babies program
  • Commuter benefits
  • Employee discounts and perks program

Expected Compensation

$88,000 - $300,000/annual salary + cash and stock awards + benefits

Pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. The total compensation package for this position may also include other elements dependent on the position offered. Details of participation in these benefit plans will be provided if an employee receives an offer of employment.

Numbers & Facts

LocationPalo Alto, CA
Salary$88,000–$300,000 Per Year

Similar Jobs

See more jobs