p>Business group: The Central Engineering Group (CEG) is Intel''s data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies).
ul style="margin: 0px; padding: 0px; font-family: verdana;">
Variable incentives may also be offered." Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html.
Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.
p>Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html.
Over the last four decades, we have grown from a boutique firm specializing in handling insurance fraud and arson cases and providing expert witness testimony, into a recognized global leader in engineering failure analysis, origin-and-cause investigations, environmental consulting, laboratory testing and specialty consulting. This role develops and reviews engineering drawings and specifications, conducts load analysis and material selection, coordinates with project stakeholders, and performs site inspections to verify construction aligns with design intent.
For additional information regarding the Benefit programs available, please see the Benefits Guide posted onmicron.com/careers/benefits. The US base salary range that Micron Technology estimates it could pay for this full-time position is: $177,000.00 - $309,000.00 a year.
p>• Lead evaluation of architectural trade-offs considering features, performance targets, power constraints, and system limitations • Define and document micro-architecture for complex SoC IP blocks; implement RTL in Verilog/SystemVerilog, integrate at top level, and deliver fully verified, synthesis- and timing-clean designs • Collaborate closely with verification teams to ensure comprehensive coverage and robust validation of all design aspects • Develop and maintain timing constraints for IP blocks; provide guidance and support to physical design teams for synthesis, timing closure, and formal equivalence checks • Drive silicon bring-up and post-silicon validation, including debug and performance analysis • Mentor junior engineers and contribute to best practices for design methodology and quality. Find more information about all of our Amazing Benefits here: https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003.
The team is responsible for all SoC level physical design and optimization flows ranging from Floor-planning, Clocking, Synthesis through GDS and parallel verification aspects such as Static Timing Analysis, Formal Verification, EM/IR/PDN verification, Quality Assurance, Layout Verification etc. A successful candidate will have proven experience demonstrating the following skills and behavioral traits: The ideal candidate will be capable of leading a small team as well as interacting with architecture and design teams to improve IP and ultimate product quality and performance.
p>Minimum Qualifications: The candidate must possess a bachelor's degree in computer engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree and 6+ years of experience OR master's degree in computer engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree and 4+ yrs.
Rooted in our distinct culture of Truly Human Leadership, we cultivate the leaders who will define tomorrow and partner with our clients in the food & beverage, life sciences, industrial, and advanced technology industries to build the future of manufacturing and technology. By blending people-centric leadership with disciplined operational strategies and purpose-driven growth, Barry-Wehmiller has become a $3 billion organization with nearly 12,000 team members united by a common belief: to use the power of business to build a better world.
Use processes such as physical/chemical primary treatment, conventional activated sludge, biological nutrient removal, fixed-film processes, membrane bio-reactors (MBR), side stream treatment, tertiary filtration, auxiliary wet-weather treatment, and disinfection.
Assist with the planning and design of challenging drinking water, wastewater, and recycled water infrastructure, including preparing Preliminary Engineering Reports, Plans, Specifications and Estimates for: Drinking water infrastructure: wells, storage tanks, pipelines, pump stations, pressure reducing stations, and water treatment facilities. If you are a recent graduate or have a few years of experience in the water or wastewater industry, we encourage you to consider applying for the Assistant Engineer role here at NV5, as it is a great opportunity to work on challenging and rewarding projects, and to learn from and work with experienced engineers and scientists.
Upload your resume to let employers know you're open to Design Engineer job opportunities. Plus, receive relevant job recommendations in your inbox.