Collaborate at an architectural level with hardware design, silicon vendors, PCB layout, and mechanical engineering teams to define layer stack-ups, routing strategies, component placement, and power delivery architectures. Extensive, proven track record designing, simulating, and troubleshooting high-speed interfaces, specifically PCIe, multi-gigabit Ethernet, MIPI (CSI/DSI), and GMSL, through multiple successful product lifecycles.