Execute Prime Power RTL 2.0 logical flows for customer evaluations and internal projects, including library setup, RTL ingestion, SDC/FSDB correlation, synthesis, compute_power runs, and clock gating efficiency reporting. Bachelor's degree in Electrical Engineering, Computer Engineering, or related field, plus 2 years in semiconductor EDA, IC design, or applications/support; or Master's degree with relevant coursework or internship experience.