Process qualification and vendor demonstrations to develop and qualify ALD, CVD, and PVD processes for metal gate, work function metals, barrier layers, seed layers, and local interconnect (Co, Ru, W, TiN, TaN) at 2nm-class nodes. You will develop and own metal deposition processes across three distinct chip families: edge-inference processors, space-hardened chips for orbital satellites, and high-bandwidth memory.