You will work closely with architecture, RTL, verification, compiler, firmware, and control algorithm engineers to develop comprehensive verification methodologies that ensure safety-critical control loops execute with predictable timing and flawless functional correctness. You will be responsible for ensuring deterministic and correct operation across the entire compute stack, including custom hardware pipelines, proprietary instruction set extensions, compiler-generated execution schedules, and closed-loop control applications.